General Description

This application note aims to describe the functionality of the DVFS and LDO bypass features of the i.MX6 Freescale SoC, and explains how it can be used in a system in conjunction with the DA9063 PMIC.

Finally, it analyses the implementation on a Dialog Semiconductor PEBIX platform and the performance improvement achieved in terms of power saving.

Contents

General Description .............................................................................................................................................. 1
Contents .................................................................................................................................................................. 1
List of Figures .......................................................................................................................................................... 1
List of Tables .......................................................................................................................................................... 1
1. Revision History .................................................................................................................................................. 2
2. Introduction .......................................................................................................................................................... 2
3. Bypass Mode Implemented in the PEBIX Platform ........................................................................................... 2
4. Measurement Method and Results ................................................................................................................... 3
   4.1 Results ............................................................................................................................................................ 4
   4.2 Approximate power saving in bypass mode ................................................................................................. 4
5. Conclusions .......................................................................................................................................................... 6

List of Figures

Figure 1 - i.MX6 internal LDOs .......................................................................................................................... 3
Figure 2 - BYPASS MODE (ldo_active=OFF) at 800 MHz ................................................................................. 7
Figure 3 - BYPASS MODE (ldo_active=OFF) at 800 MHz – Details of DVFS performed on VDDCORE supply ................................................................................................................................. 8
Figure 4 - NO BYPASS MODE (ldo_active=ON) at 800 MHz – Voltage rails and system current .......................... 9
Figure 5 - BYPASS MODE (ldo_active=OFF) at 1 GHz ........................................................................................ 10
Figure 6 - BYPASS MODE (ldo_active=OFF) at 1 GHz – Voltage rails and system current ................................. 11

List of Tables

Table 1 .................................................................................................................................................................... 4
Table 2 .................................................................................................................................................................... 5
1. Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>17-Dec-2014</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>

2. Introduction

The **BSP** (Board Support Package) used in the PEBIX \(^1\) board features the **bypass** mode and **DVFS** (Dynamic Voltage Frequency Scaling) SW functions which improve power saving efficiency on a system equipped with a PMIC. DVFS is applied on the ARM core voltage domain.

The bypass mode implements a mechanism where the internal LDOs of the i.MX6 are bypassed by fully switching on their respective pass device (FET), with the consequence that no regulation is performed.

The DVFS technique is implemented in the kernel, by using an interrupt generated by the DVFS block (internal to i.MX6) which tracks the CPU load. Within the kernel it is possible to define two CPU load thresholds, above which the DVFS block generates two interrupts to the ARM core, according to the CPU load. In turn the ARM core programs the external PMIC according to a Table (*look-up Table*) implemented in the kernel, which relates voltage rail levels (VDDSOC, VDDCORE) and ARM cores clock frequencies. A high CPU load would increase both VDDSOC, VDDCORE power rails and also the clock frequency and vice versa. The result is a power saving which is a paramount requirement for mobile applications, where normally a battery is the power source of the system.

3. Bypass Mode Implemented in the PEBIX Platform

The bypass mode functionality has been tested on a PEBIX platform with an i.MX6Q processor and a DA9063 PMIC. For other platforms with the same hardware architecture as PEBIX, the results can vary due to the dependency on PCB layout. Figure 1 shows a simplified block diagram of the i.MX6 SoC with its internal LDOs. Since, in bypass mode, the i.MX6Q LDOs simply pass through the input voltages to the outputs (i.e. the LDO MOSFETs are permanently on with no regulation), the host CPU must program the external PMIC to generate the required VDDCORE and VDDSOC according to the look-up Table (Table 1) and applied by Android application in run time.

Without bypass mode, the internal LDOs will regulate the applied voltages at the input. With this configuration the required input voltage level must of course be higher.

\(^1\) PEBIX = PMIC Evaluation Board for i.MX6 Q/D process. It is an i.MX6 Q/D based platform with a DA9063 PMIC.
4. Measurement Method and Results

Tests were carried out on a PEBIX board which was designed with specific jumper links on all supply rails to allow current measurements. For the tests, only VDDSOC and VDDCORE rails were monitored. A video clip was running to exercise the SoC power demand on these rails.

Both currents I\_ARM and I\_SOC have a complex profile due to the continuous load transient, e.g. while streaming a video clip, as shown, for example in Figure 2. The average current (RMS value measured in a long time slot) was measured by using a scope and a current probe on these rails, for both conditions: bypass and no bypass mode.

For the tests, the ARM core clock frequency was set in software to 1 GHz or 800 MHz.

Clock frequencies higher than 1 GHz cannot be implemented as the i.MX6 device is rated only up to this frequency.

In this report the following definitions will be used:

\[
P_b = \text{Power in bypass mode} \\
Pr = \text{power in no-bypass mode (regulated)} \\
V_b = \text{voltage rail in bypass mode} \\
V_r = \text{voltage rail in no bypass mode (regulated)}
\]
Table 1

<table>
<thead>
<tr>
<th>Clock frequency = 1GHz</th>
<th>Rail</th>
<th>Rail input voltage (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>.pu_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.soc_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.cpu_voltage</td>
<td>VDDCORE</td>
<td>1300</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock frequency = 800MHz</th>
<th>Rail</th>
<th>Rail input voltage (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>.pu_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.soc_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.cpu_voltage</td>
<td>VDDCORE</td>
<td>1200</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clock frequency = 400MHz</th>
<th>Rail</th>
<th>Rail input voltage (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>.pu_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.soc_voltage</td>
<td>VDDSOC</td>
<td>1250</td>
</tr>
<tr>
<td>.cpu_voltage</td>
<td>VDDCORE</td>
<td>1100</td>
</tr>
</tbody>
</table>

Normally, the DVFS mechanism can be applied to both VDDSOC and VDDCORE rails. However, after experimenting with different frequencies and voltage levels, the best combinations of clock frequency and voltage rails were found and gathered in Table 1.

Note that VDDSOC is kept constant due to a hardware limitation. A large voltage drop on the main rail VDDSOC does not allow further reduction of the voltage levels without causing a SW crash.

4.1 Results

The Appendix includes scope screenshots which show the complex profile of both I_ARM and I_SOC currents. The complexity is due to the continuous load transients while streaming the video clip. Figure 3 shows the VDDCORE (core voltage) dynamically switched mainly between two values, according to Table 1. For example, if the clock frequency is set to 1 GHz, the VDDCORE voltage is mainly switched between the values 1.3V and 1.25V. For an 800 MHz clock frequency, these values will be between 1.25V and 1.1V.

4.2 Approximate power saving in bypass mode

The DVFS mechanism is also active during bypass mode. When DVFS become active, VDDCORE and VDDSOC voltages are adjusted according to the CPU load as per Table 1. Table 2 presents a summary of the current measurements while running the video clip. The power input demand can be estimated with the formulae:

\[ Pr = \text{VDDCORE} \times (I_{\text{ARM}} + I_{\text{SOC}}) \]
\[ Pb = \text{VDDCORE} \times I_{\text{ARM}} + \text{VDDSOC} \times I_{\text{SOC}} \]
From the values in Table 2 it is possible to estimate the power saving, assuming the system is always working in one of the following two conditions:

- **worse case**, where it is assumed the voltage rails is always set to the highest level by the DVFS mechanism
- **best case**, where it is assumed the voltage rails is always set to the lowest level by the DVFS mechanism

**worse case**: \[ \Delta P_{\text{min}} = 773 - 670 = 103 \text{ mW} \to 13.3\% \]

**best case**: \[ \Delta P_{\text{max}} = 773 - 509 = 264 \text{ mW} \to 34.2\% \]

When bypass mode is not active (no-bypass) a portion of the input power is lost in the internal LDOs due to voltage drop across the MOSFET pass devices. This is an unavoidable limitation of an LDO and requires \( V_{\text{in}} - V_{\text{out}} \geq 1.1 \text{V} \). However, when bypass mode is active, it is possible to lower the applied input voltage as there will be no voltage drop across the internal LDOs.

The above results show that the implementation of both bypass mode and DVFS mechanisms can lead to a significant power saving of at least 13.3 % if the input voltage is maintained at 1.3V. As the input voltage is also toggled to a lower level of 1.1V, then the actual figure will be between 13.3 % and 34.2 %.

<table>
<thead>
<tr>
<th>Clock frequency</th>
<th>LDO mode</th>
<th>VDDCORE (V)</th>
<th>I_ARM (mA)</th>
<th>VDDSOC (V)</th>
<th>I_SOC (mA)</th>
<th>P (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 GHz</td>
<td>No bypass</td>
<td>1.38</td>
<td>110</td>
<td>1.38</td>
<td>450</td>
<td>773</td>
</tr>
<tr>
<td>1 GHz</td>
<td>bypass</td>
<td>1.30</td>
<td>125</td>
<td>1.25</td>
<td>406</td>
<td>670 max</td>
</tr>
<tr>
<td>1 GHz</td>
<td>bypass</td>
<td>1.10</td>
<td>125</td>
<td>1.25</td>
<td>406</td>
<td>509 min</td>
</tr>
</tbody>
</table>

Similarly, if the max clock frequency is set to 800 MHz, the power saving is as below:

<table>
<thead>
<tr>
<th>Clock frequency</th>
<th>LDO mode</th>
<th>VDDCORE (V)</th>
<th>I_ARM (mA)</th>
<th>VDDSOC (V)</th>
<th>I_SOC (mA)</th>
<th>P (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>800MHz</td>
<td>No bypass</td>
<td>1.38</td>
<td>93</td>
<td>1.38</td>
<td>450</td>
<td>749</td>
</tr>
<tr>
<td>800MHz</td>
<td>bypass</td>
<td>1.25</td>
<td>86</td>
<td>1.25</td>
<td>418</td>
<td>625 max</td>
</tr>
<tr>
<td>800MHz</td>
<td>bypass</td>
<td>1.10</td>
<td>86</td>
<td>1.25</td>
<td>418</td>
<td>617 min</td>
</tr>
</tbody>
</table>
worse case: $\Delta P_{\text{min}} = 749 - 670 = 79 \text{ mW} \rightarrow 10.5\%$

best case: $\Delta P_{\text{max}} = 749 - 617 = 132 \text{ mW} \rightarrow 17.6\%$

5. Conclusions

Implementing the DVFS and bypass modes has been demonstrated to improve power saving. The power saving can be further improved if the mechanism is also applied to the VDDSOC rail. (This was not possible in the PEBIX platform due to a hardware limitation, as explained above.)

Lastly, as the DVFS modifies the rail voltages only in the range of tens of millivolts, the voltage drops, due to PCB track resistance, can also have an impact on the power saving. Therefore, designers may need to tune the rail voltages for each clock frequency (by modifying the kernel look-up, Table 1) to achieve the best power saving whilst also remaining within the maximum rail voltages specified by the i.MX6 datasheet. Consequently, results may differ from those above due to the high dependency upon PCB layout and rail voltage settings in the kernel.
Appendix

Figure 2 - BYPASS MODE (Ido_active=OFF) at 800 MHz
Figure 3: BYPASS MODE (ldo_active=OFF) at 800 MHz – Details of DVFS performed on VDDCORE supply
Figure 4-NO BYPASS MODE (ldo_active=ON) at 800 MHz – Voltage rails and system current
Figure 5 - BYPASS MODE (ldo_active=OFF) at 1 GHz
Figure 6 - BYPASS MODE (ldo_active=OFF) at 1GHz – Voltage rails and system current
DVFS and LDO bypass operation on i.MX6 based platform with DA9063

Contacting Dialog Semiconductor

Germany Headquarters
Dialog Semiconductor GmbH
Phone: +49 7021 805-0

United Kingdom
Dialog Semiconductor (UK) Ltd
Phone: +44 1793 757700

The Netherlands
Dialog Semiconductor B.V.
Phone: +31 73 640 88 22

Email: enquiry@diasemi.com

North America
Dialog Semiconductor Inc.
Phone: +1 408 727 3200

Japan
Dialog Semiconductor K. K.
Phone: +81 3 5425 4567

Taiwan
Dialog Semiconductor Taiwan
Phone: +886 226 580 388

Web site: www.dialog-semiconductor.com

Singapore
Dialog Semiconductor Singapore
Phone: +65 64845419

China
Dialog Semiconductor China
Phone: +852 2607 4271

Korea
Dialog Semiconductor Korea
Phone: +82 2 569 2301

© 2014 Dialog Semiconductor GmbH

www.dialog-semiconductor.com