

Application Note

Peak to Peak Frequency Monitor

AN-CM-306

Abstract

This application note covers the method of designing a peak detector circuit for a variable analog signal and includes a frequency monitor circuit used to calculate time between two consecutive peaks. A Dialog SLG46620 GreenPAK™ IC is used to create this circuit.

The application note comes complete with design files which can be found in the References section.

Peak to Peak Frequency Monitor

Contents

Abstract	1
Contents	2
Figures.....	2
Tables	2
1 Terms and Definitions.....	3
2 References	3
3 Introduction.....	4
4 Design Overview	5
5 GreenPAK Design	6
5.1 Peak Detector	6
5.2 Peak to Peak Frequency Monitor Design	9
6 Results.....	11
7 Conclusions	13
Revision History	14

Figures

Figure 1: System Working Process	5
Figure 2: Circuit Block Diagram.....	6
Figure 3: ADC, SPI, and DFFs Timing Diagram.....	7
Figure 4: GreenPAK Design-Matrix 0.....	7
Figure 5: GreenPAK Design-Matrix 1	8
Figure 6: LUTs Properties	9
Figure 7: CNT5 & CNT9 Properties.....	10
Figure 8: CNT5 & CNT9 Properties.....	11
Figure 9: Blue Signal Is Input, Red Signal Is PD Out Signal.....	11
Figure 10: Generating a Custom Signal	12
Figure 11: Blue Signal Is Input, Red Signal Is PD Out Signal.....	12

Tables

Table 1: Output States for Different Periods	12
--	----

Peak to Peak Frequency Monitor

1 Terms and Definitions

ADC	Analog to Digital Converter
PPM	Pulse Per Minute
SPS	Sample Per Second
PD	Peak Detector
PGA	Programmable Gain Amplifier
FSM	Finite State Machine

2 References

For related documents and software, please visit:

<https://www.dialog-semiconductor.com/products/greenpak>.

Download our free **GreenPAK™** Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the **GreenPAK** development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

- [1] [GreenPAK Designer Software](#), Software Download and User Guide, Dialog Semiconductor
- [2] [AN-CM-306 Peak to Peak Frequency Monitor.gp](#), [GreenPAK Design File](#), Dialog Semiconductor
- [3] [GreenPAK Development Tools](#), [GreenPAK Development Tools Webpage](#), Dialog Semiconductor
- [4] [GreenPAK Application Notes](#), [GreenPAK Application Notes Webpage](#), Dialog Semiconductor
- [5] [SLG46620V](#), Datasheet, Dialog Semiconductor

This article was originally published on [Embedded Computing Design](#).

Peak to Peak Frequency Monitor

3 Introduction

Frequency monitoring circuits are addressed in several varieties. A "Zero-crossing detector " is considered one of the most common methods due to its simplicity of design for periodic and regular signals. However, if the signal is aperiodic or irregular (contains a non-instantaneous zero period between pulses) zero-crossing cannot be used. In such cases a peak to peak frequency monitor is a desired alternative.

The peak-to-peak method is used with real-world analog signals, often originating from analog sensors. The design described in the following note uses a Dialog SLG46620V [5] [GreenPAK](#) to calculate the low-end frequency for signals ranging from 0.5 Hz to 200 Hz and whose waveform width is between 100 -1000 ms. With a fundamental understanding of this application the peak-to-peak measurement of other analog widths and periods can be designed.

The [GreenPAK](#) SLG46620 IC comprises all parts of the peak-to-peak design. Thus, the IC is responsible for receiving an analog signal sample and storing identified peaks in an internal buffer. The [GreenPAK](#) is also responsible for comparing the measured time period between two peaks with internal thresholds to give a signal when these thresholds are exceeded.

The design is made up of one analog signal input and 4 outputs:

- PD: To give a pulse when the peak is detected.
- High PPM: Gives HIGH if the signal frequency exceeds the upper threshold.
- Low PPM: Gives HIGH if the signal frequency exceeds the lower threshold.
- Normal: Gives HIGH if the frequency is within the two thresholds.

The SLG46620V's Analog-to-Digital Converter [ADC] macrocell provides a fit for peak signal detection. The SLG46620V, similar to other [GreenPAK](#) products, is a suitable choice when a low-power, cost-effective, small device is required that can substitute for a system of discrete ICs and passive devices. This unique blend makes the SLG46620 an ideal candidate for portable, cost sensitive consumer products.

In this app note the general circuit is explained with the expectation that it will be augmented to fit a particular, real-world application. The results of the design utilize the [GreenPAK](#) Designer signal generator to test varied signals and display the corresponding output. Signals are generated at higher and lower frequency than the values stored in the IC and the corresponding output for each case is displayed to confirm correct operation to the reader.

Peak to Peak Frequency Monitor

4 Design Overview

The detection process samples an analog signal using the ADC block, then stores it in an internal buffer. A new sample of the analog signal is then received and compared to the stored sample.

If the new sample's value is greater than the currently stored value, the analog voltage is increasing. The new sample is stored in the buffer and the next sample of the signal is received and compared. But, if the received sample equals the stored sample in the buffer, the signal is constant. At this point either it reached a short constant value but not reached the peak, or it has reached the peak, so the peak state is only considered when the signal begins to fall.

If the next sample is smaller than the previous one stored in ADC buffer, then a peak state is recorded. The process is repeated at another cycle to find the next peak.

To calculate frequency, we calculate time between two consecutive peaks and this time is compared to certain thresholds that are pre-stored in the internal registers of the IC. If this time is greater than the higher threshold, the frequency is less than the allowed limit. If this time is less than the lower threshold, the frequency is greater than the allowed limit.

Since the design is suitable for relatively low-frequency signals, they are usually calculated in pulses per minute, abbreviated in this context to PPM. Thresholds are labeled as High PPM and Low PPM.

To ensure that all recorded peaks are desired, each peak will be compared to a pre-stored voltage threshold so that a peak is only considered if its amplitude is greater than the chosen threshold, and short-amplitude signals are ignored. [Figure 1](#) shows the working process.




Figure 1: System Working Process

Peak to Peak Frequency Monitor

5 GreenPAK Design

The design consists of two parts: a peak detector circuit and a frequency monitor circuit, which contains a timer and threshold comparator. Figure 2 shows the block diagram of the design.




Figure 2: Circuit Block Diagram

5.1 Peak Detector

The IC receives the external signal through Pin8, which is configured to operate as an analog input/output. The signal then passes through a Programmable Gain Amplifier, or PGA, which sets the gain. The operation mode of ADC is single-ended and a x1 gain is set. Then, the signal enters the ADC block.

In this design the input signal is low frequency, so the sample rate is reduced by dividing the clock cycles by 16. The sample rate becomes equivalent to 97,6563 sps to reduce error values and spikes.

$$\text{Sample rate} = \text{PWM \& ADC clock} / 256 = 25\text{k} / 16 / 256$$

To indicate a peak, a signal must be given to indicate whether the analog input is rising or falling. To do this, two consecutive values from the ADC output must be compared. The SLG46620V SPI block is configured to run as an ADC buffer.

According to ADC properties within datasheet, PAR data is ready to be used several clock cycles before the ADC INT output is activated. Taking advantage of this property, the ADC INT output is connected to the SCLK input of the SPI block via DLY5, which is configured to operate as a rising edge delay. Therefore, the comparison is made between the new ADC value and the old one with the rising edge of the ADC INT output signal. After a delay, the DLY5 output triggers SPI to store the new value in the buffer. The work timing diagram is clarified in Figure 3.

Peak to Peak Frequency Monitor




Figure 3: ADC, SPI, and DFFs Timing Diagram




Figure 4: GreenPAK Design-Matrix 0

The ADC value is compared to the buffered value via DCMP0, where the IN+ input takes its value from ADC [7:0] and the IN- input takes its value from SPI [7:0]. The EQ and OUT+ outputs are connected to DFF8 and DFF9 respectively.

If the ADC value is greater than the SPI value, then OUT+ = 1, and EQ = 0.

Peak to Peak Frequency Monitor

If the ADC value is less than the SPI value, then $OUT+ = 0$, and $EQ = 0$.

If the ADC value equals the SPI value, then $OUT+ = 0$, and $EQ = 1$.

The EQ and OUT+ outputs are held with the rising edge of the ADC INT output signal. To ensure that no equality state is recorded with each comparison, the SPI will trigger via DLY5 output. Thus, the comparison is only between two consecutive values as shown in Figure 3.

By monitoring the state of the EQ and OUT+ outputs during system operation, intermittent pulses are introduced that would cause glitches if left unaccounted. To prevent this and maintain a stable signal CNT3, CNT7, and CNT8 operate as delays to debounce the system. The effect of spikes on the output state can thus be prevented.

3-bit LUT8 operates as an SR latch, where the signal from the OUT+ output represents Set, indicating the signal is rising. Reset comes from 3-bit LUT9 which means the signal is falling.

3L9 is configured to give a High signal if the $OUT+ = 0$, $EQ = 0$ and the ACMP1 output is high.

The priority has been given to the rising state, as the aim of the system is to detect the highest value of the amplitude.

Once the signal starts to fall after a rising state, the 3L8 output will be changed from high to low and the falling edge is detected through P DLY1. The P DLY1 output indicates the detection of the peak (PD). The PD signal passes to Pin10 with an increase in pulse width through DLY9 to fit the sensitivity of any external device. It is also used to reset the counter.

ACMP1 is used to compare PGA output with a fixed threshold, chosen to be 200 mv in this design. Therefore, the peak will be ignored if its amplitude is less than the marginal value.




Figure 5: GreenPAK Design-Matrix 1

Peak to Peak Frequency Monitor

5.2 Peak to Peak Frequency Monitor Design

Having constructed the peak detector design, we will use the PD signal coming out of the said design to build a frequency monitor.

FSM1 serves as a counter to calculate the time between the two peaks. Since the expected signal is low frequency, the clock source for FMS1 has been selected as LF OSC, divided by 16. Therefore, measuring time can be between 19 ms and 2.35 s with a ~10 ms step. By using the low frequency oscillator active current consumption is minimized.

DCMP1 and DCMP2 compare the FSM1 value with the upper and lower frequency thresholds. DCMP1 compares the FSM1 value with the (1:1) register value, set as 500 ms in this design and represents the lower threshold. DCMP2 compares the FSM1 value to the register2 value, set as 897 ms in this design.

The compared value is stored in DFF10 and DFF11 along with the rising edge of the PD signal. Q output polarity has been configured to DFF11 to be inverted.

FSM1 data < Register0 value ---> DCMP1 OUT+ = HIGH ---> DFF10 out = HIGH ---> High PPM

FSM1 data > Register2 value ---> DCMP2 OUT+ = HIGH ---> DFF11 out = HIGH ---> Low PPM

Register0 < FSM1 data < Register2 ---> 3L10 out = HIGH ---> Normal

FSM1 resets with the falling edge of the PD signal through the 3L11 inverter. If the period exceeds the FSM1 work range of 2.35 s, FSM1 output provides a high signal to 3L10 and 2L6 to turn off all outputs. This case indicates the measured period is greater than intended. This function can be used to indicate that there are no pulses in the input or at a dangerously low period for the particular application. The clock source for the FSM can be changed to suit the application intended to be implemented.



Figure 6: LUTs Properties

Peak to Peak Frequency Monitor




Figure 7: CNT5 & CNT9 Properties

Peak to Peak Frequency Monitor

6 Results

The signal wizard included in the GreenPAK Designer program has been used to examine the design and ensure it works as expected.

Signal Wizard is very convenient for design inspection, where signals of different shapes can be generated without the need to use an external signal generator. The signal frequency and amplitude can be easily controlled. A custom signal can also be generated.

Several signals were generated. The PD signal is displayed as shown in the figures below.




Figure 8: CNT5 & CNT9 Properties




Figure 9: Blue Signal Is Input, Red Signal Is PD Out Signal

Peak to Peak Frequency Monitor

Generating a custom signal with a short undesirable peak.




Figure 10: Generating a Custom Signal



Figure 11: Blue Signal Is Input, Red Signal Is PD Out Signal

Different periods have been applied to the input. Corresponding output states are shown in [Table 1](#).

Table 1: Output States for Different Periods

Peak to Peak Period on Input	Pin18 Output (High PPM)	Pin19 Output (Normal)	Pin20 Output (Low PPM)	Peak to Peak Period on Input
400 ms	High	Low	Low	400 ms
1000 ms	Low	Low	High	1000 ms
800 ms	Low	High	Low	800 ms
No signal	Low	Low	Low	No signal

Peak to Peak Frequency Monitor

7 Conclusions

This application note outlines how to build a peak detection circuit using a [GreenPAK](#), which includes a frequency monitor circuit based on the peak-to-peak time calculation of the input signal.

The [GreenPAK](#) IC has demonstrated a high efficiency for integrating several functions in a low cost and small area IC solution making it especially suitable for portable and wearable devices.

Peak to Peak Frequency Monitor

Revision History

Revision	Date	Description
1.0	13-Oct-2020	Initial version.

Peak to Peak Frequency Monitor

Status Definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's [Standard Terms and Conditions of Sale](http://www.dialog-semiconductor.com), available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2020 Dialog Semiconductor. All rights reserved.

Contacting Dialog Semiconductor

United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD
Phone: +44 1793 757700

Germany

Dialog Semiconductor GmbH
Phone: +49 7021 805-0

The Netherlands

Dialog Semiconductor B.V.
Phone: +31 73 640 8822

Email:

enquiry@diasemi.com

North America

Dialog Semiconductor Inc.
Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K.
Phone: +81 3 5769 5100

Taiwan

Dialog Semiconductor Taiwan
Phone: +886 281 786 222

Web site:

www.dialog-semiconductor.com

Hong Kong

Dialog Semiconductor Hong Kong
Phone: +852 2607 4271

Korea

Dialog Semiconductor Korea
Phone: +82 2 3469 8200

China (Shenzhen)

Dialog Semiconductor China
Phone: +86 755 2981 3669

China (Shanghai)

Dialog Semiconductor China
Phone: +86 21 5424 9058