Skip to main content

Memory

Dialog Improves System Performance

Non-volatile memory (NVM) is a key component at the heart of every system design. It holds critical data, controls how the system boots, and affects overall performance. Choosing the right NVM is key. We’re here to help. Our wide range of NVM products offer an array of features designed to help tune and optimize your system.

Octal xSPI Memory

Hi-Performace

xSPI (8x SPI)

High bandwidth

Low power

eXecute-in-Place (XiP)

Read-While-Write

Security

See More

Dual / Quad SPI Memory

Universal

SPI, Dual, Quad

1.8V, 3.0V. Wide VCC

Ultra-low Energy, Low Power

7nA sleep

Battery monitor

Security

See More

DataFlash SPI Memory

Fast Flexible Robust

Concurrent programming

Easy to use

Power fail protection

Data integrity

Low power modes

Security

See More

Wafer KGD

Known Good Die program

Up to 125°C operating temperature

All voltage levels

  • 1.8V
  • 3.0V
  • Wide Voltage 1.65V to 3.6V

See More

Verified Memory for NXP

Low Power and high-speed SPI Flash solutions for NXP i.MX RT MCUs

See More

Verified Memory for ST Microelectronics

Dialog SPI Flash solutions verified on over 30 STM32 MCUs

See More

CBRAM Technology

CBRAM is a resistive RAM technology that provides power, speed, and cost benefits over other non-volatile memory technologies. It is well suited for battery powered devices, edge computing, and AI applications.

See More

Stay connected

Get in touch with us directly through our worldwide sales offices, or contact one of our global distributors and representatives.

Inquiries Distributors and Representatives Register for newsletters
Back to results

Memory

1 month ago

AT25SL321 Simulation Model Clarification

Posted by aeva 15 points 2 replies
0 upvotes

I would like to seek clarification with the reset behaviour of the Verilog simulation model provided for the AT25SL321 SPI Flash device please.

https://www.dialog-semiconductor.com/sites/default/files/verilog_at25sl321.zip

The behaviour I wish to check is that of QPI Mode upon device reset.  The datasheet states "..after software reset using the Reset (99h) instruction, the default state of the device is Standard/Dual/Quad SPI mode".

This, we interpret to mean that QPI mode is disabled by a software reset.  The Quad Enable bit in Status Register-2 is non-volatile, so this would remain set but the Flash should be accessed with SPI instructions immediately after Reset.

The Verilog model has different behaviour (RTL snippet attached).  Here, the QPI mode is retained after software reset because the Status Register-2 Quad Enable (QE) bit sets QPI_Mode directly in the reset procedure.  For this to match the interpreted behaviour (and that seen in other Dialog memory devices) QPI_Mode should be set to 0 in the RST_Event process instead.

Is the model wrong or did I interpret the datasheet incorrectly?

Thanks

Andrew

Attachment Size
321_RST_Event.PNG 40.45 KB

1 month ago

gordonmacnee 220 points

Hello Andrew,

The datasheet describes the correct operation of the AT25SL321 device. We are working with product engineering to correct and then reissue the verilog simulation files.

4 days ago

Thanks Gordon

Is there any progress please?