- Products
- Power Management
- Connectivity
- Audio
- Sensors
- Lighting
- Custom Mixed-Signal ICs (ASICs)
- Power Conversion
- Power Switching
- Memory
- Silicon IP
- GreenPAK Configurable Mixed-Signal
- Timing
- Communications
- IO-Link
- Industrial and Automotive ASICs
- Industrial Edge Computing
- IOX Expansion Module
- IzoT Commissioning Tool (CT)
- IzoT Net Server
- IzoT SDK 2
- IzoT ShortStack SDK
- LNS DDE Server
- LON Upgrade
- LonScanner FX Protocol Analyzer
- Smart Edge Platform
- SmartServer IoT
- SmartServer IoT™ Partner Program
- SmartServer™ IoT Edge Server
- U10 USB Network Interface
- U20 USB Network Interface
- U60 DIN USB Expansion Modules
- U60 FT USB Network Interface Module
- U70 PL-20 USB Network Interface
- Current Control
- Motor Control
- Display
- Modules
- Longevity Program
- Product Selector
- Document Search
- Applications
- Application Solution Diagrams
- Connected Health
- Connected Consumer
- Connected rechargeable E-cigarette
- True Wireless Stereo
- USB Type-C ANC Headset
- Beacon, Tracker, Findable
- DECT Ambient Noise Cancellation (ANC) Headset
- Rechargeable E-Cigarette
- Game Controller
- Feature-rich Rechargeable E-Cigarette
- Rechargeable Game Controller
- Bluetooth ANC Headset
- Toothbrush
- Electric MP3 toothbrush
- Voice RCU
- Animal Tracker / Location Tracker
- POS Terminals
- Wall-to-Battery & Direct Charging
- Smart Home
- Smart Appliances
- Industrial & Infrastructure
- Smart Lighting
- Wearables
- Configurable Mixed-signal IC Solutions
- Smart Home
- Home Appliances
- Networking
- Automotive
- Industrial
- Smart Meters
- SoC PMIC Solutions
- Communications
- Connected Medical
- Transportation
- Application Solution Diagrams
- Support
- Company
You are here
Creating a Synchronous State Machine from an ASM

Creating a Synchronous State Machine from an ASM
Signal Conditioning Technique
Synchronous state machines (SSM) do transitions on the edge of an incoming clock if the transition condition is met. The generic approach to convert an ASM into a SSM uses a clock signal with a pulse width greater than the ASM transition time.
Consider the SSM in the 3-bit counter example above. CNT2 and 2-bit LUT1 are used to generate the clock. The ASM uses 8 states connected in series. 2-bit LUT0 and 2-bit LUT3 are used to prevent a logic high signal on two near state transitions. The value of the ASM output for every state is shown below.
The ASM changes from the reset state (State 0) to the next state (State 1) when PIN6 goes high. The following transitions through the states occur as CNT2 toggles first high, then low, and so on.
For more a detailed information about the process of creating an SSM with the ASM see AN-1126 ASM to Synchronous Conversion.